Press Releases Archives
SynTest Announces Its First European and Israeli Distributors (Nov 23, 1998)
SynTest SELECTS JAPANESE DISTRIBUTOR (Nov 23, 1998)
SynTest Introduces a Fault Coverage Enhancer, Enters the Windows NT Market, and Upgrades
Its Testability Checker and Fault Simulator (Oct 19, 1998)
SynTest Adds Verilog RTL Capability to Its Testability Analyzer, Chip Express Adds TurboCheck
to Its ASIC Design Kits (Jan 26, 1998)
Trident, Fujitsu, NEC, and Silicon Motion Praise SynTest's Fault Simulator (Nov 3, 1997)
SYNTEST INTRODUCES NEW VERSION OF ITS ATPG TOOL (June 9, 1997)
SYNTEST TECHNOLOGIES INTRODUCES FAST FAULT SIMULATOR (Dec 30, 1996)
SYNTEST TECHNOLOGIES DEMONSTRATES ITS TEST AND VERIFICATION PRODUCTS
(Oct 22, 1996)
TSMC and SynTest (Apr 12, 1995)
Specifications subject to change without notice.
Verilog is a trademark of Cadence Design System, Inc.
All trademarks and registered trademarks are the property of their respective companies.
For technical support questions and product information, please contact firstname.lastname@example.org
Copyright 1999 Syntest Technologies, Inc. All Rights Reserved.